




Disclaimer:

Xilinx is disclosing this user guide, manual, release note, schematic, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Documentation.

THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.


I2C Address Table

M24C02 - 1010_0_GA0_GA1_RW
SI570 - 1011_101_RW



ASSY P/N: 0431580
PCB P/N: 1280516
SCH P/N: 0381348


Title: FMC Debug Module SCHEM, ROHS COMPLIANT HW-FMC-105-DEBUG	
Date: 11-10-2009_14:01	Ver: B
Sheet Size: B	Rev: 03
Sheet 1 of 9	Drawn By BF




J17

J17


J17



ASP-134488-01



ASP-134488-01



ASP-134488-01

ANSI/VITA 57.1-2008 Version 1.1
FMC HPC Header, Rows E, F, G




ASSY P/N: 0431580
PCB P/N: 1280516
SCH P/N: 0381348

Title: FMC HPC Header SCHEM, ROHS COMPLIANT HW-FMC-105-DEBUG	
Date: 11-10-2009_14:01	Ver: B
Sheet Size: B	Rev: 03
Sheet 3 of 9	Drawn By BF


J17

J17


J17



ASP-134488-01




ASP-134488-01




ASP-134488-01

ANSI/VITA 57.1-2008 Version 1.1
FMC HPC Header, Rows H, J, K


		ASSY P/N: 0431580 PCB P/N: 1280516 SCH P/N: 0381348	
Title:		FMC HPC Header, Rows H, J, K SCHEM, ROHS COMPLIANT HW-FMC-105-DEBUG	
Date:	11-10-2009_14:01	Ver:	B
Sheet Size:	B	Rev:	03
Sheet	4 of 9	Drawn By	BF








Mictor Connector




		ASSY P/N: 0431580 PCB P/N: 1280516 SCH P/N: 0381348	
Title:		Mictor Connector SCHEM, ROHS COMPLIANT HW-FMC-105-DEBUG	
Date:	11-10-2009_14:01	Ver:	B
Sheet Size:	B	Rev:	03
Sheet	6 of 9	Drawn By	BF





FMC JTAG



Power Access Testpoints



12V LED



LA Debug Headers, status LEDs, JTAG



ASSY P/N: 0431580
PCB P/N: 1280516
SCH P/N: 0381348

Title:
LA DEBUG HEADERS, STATUS LEDS
SCHEM, ROHS COMPLIANT,
HW-FMC-105-DEBUG

Date: 11-10-2009_14:01

Ver: B

Sheet Size: B




Rev: 03

Sheet

7 of

9

Drawn By
BF



HA / HB Debug Headers





ASSY P/N: 0431580
PCB P/N: 1280516
SCH P/N: 0381348

Title:
HA / HB DEBUG HEADERS
SCHEM, ROHS COMPLIANT,
HW-FMC-105-DEBUG


Date:11-10-2009_14:01Ver: B

Sheet Size: BRev: 03

Sheet8 of 9Drawn ByBF




Fiducials



Mounting Holes

2 mounting holes are part of the J17 Samtec ASP-134488-01 footprint

Mounting Hardware



Differential Clocks
Mechanical Components

			ASSY P/N: 0431580 PCB P/N: 1280516 SCH P/N: 0381348		
Title: DIFFERENTIAL CLOCKS SCHEM, ROHS COMPLIANT, HW-FMC-105-DEBUG					
Date: 11-10-2009_14:01			Ver: B		
Sheet Size: B			Rev: 03		
Sheet 9 of 9			Drawn By BF		